Skip to content
@antmicro

Antmicro

Antmicro is a software-driven tech company developing open and modern industrial edge and cloud AI systems.

Pinned Loading

  1. jetson-orin-baseboard jetson-orin-baseboard Public

    Baseboard targetting the NVIDIA Jetson Orin Nano and Jetson Orin NX

    211 58

  2. renode renode Public

    Forked from renode/renode

    Renode - virtual development tool for multinode embedded networks

    RobotFramework 38 3

  3. tensorflow-arduino-examples tensorflow-arduino-examples Public

    TensorFlow Lite Micro examples built in collaboration between Google and Antmicro, runnable in Google Colab and with Renode CI tests

    Shell 26 4

  4. fastvdma fastvdma Public

    Antmicro's fast, vendor-neutral DMA IP in Chisel

    Scala 129 27

  5. polarfire-som polarfire-som Public

    System on Module based on Microchip PolarFire MPFS250T SoC

    23 12

  6. jetson-agx-thor-baseboard jetson-agx-thor-baseboard Public

    Open hardware baseboard for Nvidia Jetson Thor AGX T5000 System on Module

    21 5

Repositories

Showing 10 of 835 repositories
  • verilator-verification Public

    Test dashboard for verification features in Verilator

    antmicro/verilator-verification’s past year of commit activity
    SystemVerilog 31 Apache-2.0 5 1 0 Updated Mar 3, 2026
  • kenning Public
    antmicro/kenning’s past year of commit activity
    Python 90 Apache-2.0 10 0 0 Updated Mar 2, 2026
  • renode Public Forked from renode/renode

    Renode - virtual development tool for multinode embedded networks

    antmicro/renode’s past year of commit activity
    RobotFramework 38 413 0 0 Updated Mar 2, 2026
  • dts2repl Public
    antmicro/dts2repl’s past year of commit activity
    Python 25 Apache-2.0 7 4 2 Updated Mar 2, 2026
  • caliptra-ss Public Forked from chipsalliance/caliptra-ss

    HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.

    antmicro/caliptra-ss’s past year of commit activity
    SystemVerilog 0 Apache-2.0 36 2 4 Updated Mar 2, 2026
  • protoplaster Public
    antmicro/protoplaster’s past year of commit activity
    Python 19 Apache-2.0 2 0 0 Updated Mar 2, 2026
  • OpenROAD Public Forked from The-OpenROAD-Project/OpenROAD

    OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

    antmicro/OpenROAD’s past year of commit activity
    Verilog 3 BSD-3-Clause 810 0 0 Updated Mar 2, 2026
  • waivers-converter Public
    antmicro/waivers-converter’s past year of commit activity
    Python 0 Apache-2.0 0 0 0 Updated Mar 2, 2026
  • verilog-power-analysis-workflows Public
    antmicro/verilog-power-analysis-workflows’s past year of commit activity
    SystemVerilog 9 Apache-2.0 1 1 0 Updated Mar 2, 2026
  • verilator Public Forked from verilator/verilator

    Verilator open-source SystemVerilog simulator and lint system

    antmicro/verilator’s past year of commit activity
    SystemVerilog 22 773 0 0 Updated Mar 2, 2026
View all repositories